DESIGN AND ANALYSIS OF 32 – BIT HIGH SPEED RISC PROCESSOR USING PIPELINING TECHNIQUE
DOI:
https://doi.org/10.46243/jst.2025.v10.i04.pp34-44Keywords:
RISC, 32-bit processor, pipelining, arithmetic-logic unit (ALU),, Verilog, Xilinx VivadoAbstract
The Reduced Instruction Set Computer (RISC) architecture prioritizes a compact, efficient set of
instructions that execute in uniform cycles, enabling high-performance computing across devices—from
embedded systems to supercomputers. This research presents the design and implementation of a 32-bit
RISC processor leveraging a pipelining technique to enhance throughput while maintaining
computational efficiency. The proposed processor supports 16 arithmetic and logical operations and
adheres to the Harvard architecture, featuring separate data and instruction memories for concurrent access.
The processor incorporates a 32-bit ALU for arithmetic and logical computations, along
with general-purpose registers and a dedicated flag register to track carry, zero, and
parity statuses. The pipelined design divides instruction execution into multiple stages
(fetch, decode, execute, memory access, and write-back), significantly improving
instruction throughput. Each instruction is encoded uniformly, and the design supports
multiple addressing modes for flexibility.
References
S. Lad and V. S. Bendre, “Design and Comparison of Multiplier using Vedic Sutras,” 2019 5th International Conference On Computing, Communication, Control And Automation (ICCUBEA), Pune, India, 2019, pp. 1-5
Balpande Vishwas V, Abhishek B. Pande, Meeta J. Walke, Bhavna D. Choudhari and Kiran R. Bagade. “Design and Implementation of 16 Bit Processor on FPGA.” (2015)
Seung Pyo Jung, Jingzhe Xu, Donghoon Lee, Ju Sung Park, Kang-joo Kim and Koon- shik Cho, “Design & verification of 16 bit RISC processor,” 2008 International SoC Design Conference, Busan, 2008, pp. III-13-III-14, doi: 10.1109/ SOCDC.2008.4815726
A. Bisoyi, M. Baral and M. K. Senapati, “Comparison of a 32-bit Vedic multiplier with a conventional binary multiplier,” 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies, Ramanathapuram, 2014, pp. 1757- 1760, doi: 10.1109/ICACCCT.2014.7019410
Mr. Nishant G. Deshpande, Prof. Rashmi Mahajan, “Ancient Indian Vedic Mathematics based Multiplier Design for High Speed and Low Power Processor”, IJAREEIE, Pune, 2014
Priyanka jain, Dr. G. S. Virdi, : Multiplier-Accumulator (MAC) Unit: International Journal of Digital Application & Contemporary Research,Volume 5, Issue 3, October 2016
P. S. Mane, I. Gupta and M. K. Vasantha, “Implementation of RISC Processor on FPGA,” 2006 IEEE International Conference on Industrial Technology, Mumbai, 2006, pp. 2096- 2100, doi: 10.1109/ICIT.2006.372448
Ram, G. & Lakshmanna, Y. & Rani, D. & Kandula, Bala. (2016). Area efficient modified vedic multiplier. 1-5. 10.1109/ ICCPCT.2016.7530294
Yogesh M. Motey, Tejaswini G. Panse, “Traditional and Truncation Schemes for Different Multipliers”, International Journal of Electronics and Computer Science Engineering, vol.2, no.2, pp.627-633, May 2013
Published
How to Cite
Issue
Section
