Exploring Power Gating Strategies in VLSI Circuits: A Comparative Study and Technological Insights
DOI:
https://doi.org/10.46243/jst.2020.v5.i4.pp199-207Keywords:
Power Gating Techniques, VLSI Circuit Design, Low Power Consumption, CMOS TechnologyAbstract
In the realm of Very Large Scale Integration (VLSI) circuit design, power efficiency has emerged as a paramount concern, particularly in the development of low-power electronic devices. This review paper delves into the efficacy of power gating techniques as a pivotal strategy to mitigate power consumption in VLSI circuits. We commence by elucidating the fundamental challenges associated with power consumption in VLSI circuits and introduce power gating as a viable solution. The paper systematically synthesizes existing literature, offering a comprehensive historical overview of power-saving methodologies in VLSI, with a specific focus on various power gating techniques. We critically analyze these techniques against key performance metrics such as leakage current reduction, delay, and area overhead, providing a comparative perspective. The review extends to recent advancements and innovative approaches in the field, highlighting their practical applications and effectiveness. Furthermore, we discuss the challenges and limitations inherent in current power gating designs, offering insights into potential areas for future research. This paper aims to serve as a resource for researchers and practitioners in the field of VLSI design, offering a detailed understanding of the current state of power gating techniques and their role in advancing low-power VLSI circuitry.
References
C. Suji, S. Maragatharaj, & R. Hemima. (2011). Performance analysis of power gating designs in low power VLSI circuits. Link
R. Korah & N. Vijayan. Power Reduction In Logic Circuits Using Power Gating For Deep Sub-Micron CMOS VLSI
Garima Gautam & R. Sikka. Low-Power Design of Digital VLSI Circuits. Link
Teng Jing Ying & S. H. Ruslan. VLSI Implementation of Low Power Face Detection System
C. Suji, S. Maragatharaj, & R. Hemima. (2011). Performance analysis of power gating designs in low power VLSI circuits. Link
G. Srikanth, Bhanu Murthy Bhaskara, & M. A. Rani. A Survey on Power Gating Techniques in Low Power VLSI Design. Link
S. Pousia & K. Murugan. (2021). VLSI Implementation Of High Speed Low Power Design Using Hybrid Power Gating Technique. Link
R. Korah & N. Vijayan. Power Reduction In Logic Circuits Using Power Gating For Deep Sub-Micron CMOS VLSI
Preeti Sahu, S. Agrahari, "Comparative Analysis of Different Clock Gating Techniques," 2020. DOI: 10.1109/ICRAIE51050.2020.9358375
Aditya Waingankar, Asha Waskar, Pratikkumar Rathod, Mahalaxmi Palinje, "Comparative Analysis of VLSI circuits using multigate devices."
Youngsoo Shin, Jun Seomun, Kyu-Myung Choi, T. Sakurai, "Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs," 2010. DOI: 10.1145/1835420.1835421
K. Annamma, Sobhit Saxena, G. Patel, "Comparative analysis of low power leakage techniques implemented in different CMOS VLSI Circuits," 2022
M. Anis, S. Areibi, M. Mahmoud, and M. Elmasry, “Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique,” in Proceedings of the 39th annual Design Automation Conference, 2002, pp. 480–485
T. Kuroda et al., “A 0.9-V, 150-MHz, 10-mW, 4-mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme,” IEEE Journal of Solid-State Circuits, vol. 31, no. 11, pp. 1770–1779, Nov. 1996
S. Mutoh et al., “1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS,” IEEE Journal of Solid-State Circuits, vol. 30, no. 8, pp. 847–854, Aug. 1995
S. Narendra, S. Borkar, V. De, D. Antoniadis, and A. Chandrakasan, “Scaling of stack effect and its application for leakage reduction,” in Proceedings of the International Symposium on Low Power Electronics and Design, 2001, pp. 195–200
Published
How to Cite
Issue
Section
